

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/673,499	09/30/2003	Motoki Kobayashi	FUJI 137	2321
23995 7	590 10/05/2004		EXAM	INER
RABIN & Berdo, PC		ROSE, KIESHA L		
1101 14TH ST SUITE 500	REET, NW		ART UNIT	PAPER NUMBER
WASHINGTON, DC 20005		2822		

DATE MAILED: 10/05/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		A	ر ۱۲
	Application No.	Applicant(s)	1
	10/673,499	KOBAYASHI ET AL.	
Office Action Summary	Examiner	Art Unit	
	Kiesha L. Rose	2822	
The MAILING DATE of this communication a	ppears on the cover sheet w	ith the correspondence address	
Period for Reply			
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rr - If NO period for reply is specified above, the maximum statutory perions - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the main earned patent term adjustment. See 37 CFR 1.704(b).	1.136(a). In no event, however, may a eply within the statutory minimum of thind will apply and will expire SIX (6) MOI ute, cause the application to become Al	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on	·		
2a)☐ This action is FINAL . 2b)☑ Th	nis action is non-final.		
3) Since this application is in condition for allow	vance except for formal mat	ters, prosecution as to the merits is	
closed in accordance with the practice under	r <i>Ex par</i> te Quayle, 1935 C.[D. 11, 453 O.G. 213.	•
Disposition of Claims			
4) Claim(s) is/are pending in the applica	tion.		
4a) Of the above claim(s) is/are withdo	rawn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-10</u> is/are rejected.	`		
7) Claim(s) is/are objected to.			
8)☐ Claim(s) are subject to restriction and	l/or election requirement.	•	
Application Papers			
9) The specification is objected to by the Exami	ner.		
10) The drawing(s) filed on is/are: a) a	ccepted or b) objected to	by the Examiner.	
Applicant may not request that any objection to the	ne drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the corre	ection is required if the drawing	(s) is objected to. See 37 CFR 1.121(d).	
11)☐ The oath or declaration is objected to by the	Examiner. Note the attache	d Office Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure	ents have been received. ents have been received in A riority documents have beer eau (PCT Rule 17.2(a)).	Application No received in this National Stage	
* See the attached detailed Office action for a li	st of the certified copies not	received.	
Attachment(s)			
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) 		Summary (PTO-413) s)/Mail Date	
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date <u>9/30/03</u> .		nformal Patent Application (PTO-152)	

DETAILED ACTION

This Office Action is in response to the filing of the application.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-3,5-7 and 9-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Yonehara et al. (U.S. Patent 5,530,266).

Yonehara discloses a semiconductor device (Figs. 15G and 38) that contains a silicon support substrate (61/44), an insulation layer (62/45) on top of the supporting substrate, an SOI layer (71/42) formed on top of the insulation layer, at least one analog element (transistor) (55/56/57/47) formed on the SOI layer and at least one groove (84) formed in the supporting substrate such that a reverse face of the insulation is exposed and being located below a target element (57) whose dielectric loss is to be controlled among the elements.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Application/Control Number: 10/673,499

Art Unit: 2822

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 4 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yonehara in view of Eda et al. (U.S. Patent 5,668,057).

Yonehara discloses all the limitations except for the analog element to be an inductor. Whereas Eda discloses a semiconductor device (Fig. 6) that contains a supporting substrate (1) with analog elements (3-5) are formed thereon where the analog element is an inductor or a transistor. An inductor is used as a passive chip component. (Column 13, lines 25-30) Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to have that analog element to be an inductor to act as a passive chip component as taught by Eda.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kiesha L. Rose whose telephone number is 571-272-1844. The examiner can normally be reached on M-F 8:30-6:00 off 2nd Mondays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/673,499 Page 4

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KLR

AMIR ZARABIAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800